Abstract. SiC MESFET and III-N HEMT based on SiC substrates are the most promising structures for the next generation of RF power devices. One of the most useful material properties of SiC substrate is its high thermal conductivity, 3 times that of Silicon. But still, due to extremely high power density dissipated in this devices, an effective thermal management will be the key for future development. The main other requirement put on SiC substrate for SiC MESFET applications is purity, for minimizing carrier trapping, but also for thermal issues. For III-N HEMT, the impact of SiC substrate purity on the device has hardly been studied yet. Improvement in bulk growth techniques has led to larger diameter and purer substrates -though not cheaper yet -but many crystal defects, still present in the SiC substrates, are detrimental to large devices for both SiC MESFET and III-N HEMT.
Therefore, high requirement is put on the thermal conductivity of the substrate and this is why the best results so far for both SiC MESFET and III-N HEMT have been obtained for devices based on SiC substrates. People can imagine that, in the future, even better performance will be obtained by transferring active layer onto diamond substrate (single or polycrystal), but today, this technology is not available yet and we have to do our best using SiC substrates.
It has been shown that the presence in the crystal of heavy impurities such as vanadium can significantly reduce the thermal conductivity. As an example, thermal conductivity values for pure 4H-SiC samples has been measured around 4.5 W / K.cm @ 300K [1] , while, on Vdoped semi-insulating substrates with vanadium content in the mid E16 cm-3 range, lower values around 3 W / K.cm have been reported [2] . This means that substrate purity is not only important for avoiding trapping effects, as will be explained later here, but also for thermal management.
SUBSTRATE SPECIFICATIONS FOR THE SiC MESFET
For the fabrication of SiC MESFET, clearly today 4H is the best polytype. On 4H-SiC semiinsulating substrates, the active part of the device can be made using homo-epitaxy, which is the guaranty for minimum added crystal defects. It is, however quite difficult to make this kind of material. Most MESFET transistors are very sensitive to the purity of the crystal, especially the density of deep centres in the crystal. Thin buffer layers are not sufficient to isolate the active layer from the substrate. Only very bulky thick high-resistivity ones allow this separation. It seems now clear that heavy vanadium doping (over 1 E 16 cm-3) should be avoided, both for trapping and thermal issues, and that electrically active deep center density should be kept as low as possible, and preferably below 1 E 16 cm-3, for the device to present both DC and RF stable characteristics. This is just the same story as what happened for GaAs 20 years before, which started with heavy Cr compensation of highly Si-doped material and came later to light carbon-doped / EL2 compensation control of conduction. Figure 2a shows Mesfet on-wafer DC characteristics measured in the dark and under illumination on a test transistor with 1 x 100µm 2 gate.
The substrate is V-doped PVT grown with thin buffer, the light sensibility and Ids collapse are attributed to parasitic depletion due to the negative charging of traps in the substrate which Mis-orientation of the substrates used for homo-epitaxy has still to be rather high, around 8°, so that the quality of the deposited material is optimal, but most probably this angle can go down to more classical values, like 2°, as soon as the crystal will be further improved. 
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EPITAXY SPECIFICATION
A recessed Channel MESFET epitaxy consists in 3 epitaxial layer on a semi-insulating substrate, a buffer layer, the n-type active layer and an n+ contact layer. The main requirements for an effective MESFET epitaxy for SiC MESFET device development are repeatability and uniformity, both in term of doping level and thickness. From our experience, acceptable uniformity is not obtained so far, except for rotating CVD epitaxy which has shown a dramatic reduction of dispersion. Figure 4 shows CV profiles on N / P epitaxial structure grown on V-doped PVT S.I substrates. Epitaxy A ( fig.4a ) was grown at ACREO using CVD epitaxy with rotation, while epitaxy B ( fig.4b ) was performed without rotation. Epitaxy specification for the n-type active layer is 1.5x10 17 with a 0.35µm depth. For epitaxy A thickness uniformity is ± 7% and a doping uniformity of ± 10%. For supplier B, the N doped layer has uniformity of ± 15% in thickness and a doping uniformity of about ± 25%. Next figure shows the typical consequence of epitaxy dispersion on MESFET devices 
SUBSTRATE SPECIFICATIONS FOR THE III-N HEMT
For III-N HEMT devices, the situation is different. SiC is only the substrate, and not the active layer. Polytype is 2H for the active layer, and 6H or 4H for the substrate. There seems to be no clear difference between the two hexagonal substrate polytypes. Cubic 3C-SiC semiinsulating material is not available so far, but it may appear within a few years from now. Onaxis is preferred by most teams for the III-N / SiC hetero-epitaxy, since defects can easily appear at interface steps between two crystals with different crystal structures. From the characterisation of the crystals we have obtained so far, it seems that on-axis crystals are more difficult to grow than off-axis, as could be expected from simple step-flow considerations. In any case, defect density at the III-N / SiC interface is still extremely large, and it requires the most clever and experienced "Epitaxisticians" artists to reduce it to levels still high (typically > 1 E 7 cm-2), but apparently acceptable in the active layer, through the use of secret high-resistivity buffer layers whose precise role and working mechanism is hardly understood so far, and surely different for each artist. It is however not clear yet whether the III-N HEMT transistors are or are not as sensitive as SiC MESFETs to the deep centers located inside the substrates. We have seen no publication yet on this specific topic.
INFLUENCE OF SUBSTRATE DEFECTS
In both case, some macroscopic defects present in the SiC substrate still provide limitations for making large devices. One of the problem is the mosaicity. On almost the whole area of the commercial substrates today, 1 mm 2 beam X-ray diffraction yields more than one peak, which means that the crystal is not made of one coherent phase with complete ordering, but contains many sub-grains with small mis-orientation from one grain to the neighbouring ones. Grain boundaries are high stress zones favourable to the creation of defects which can be deleterious to local material properties such as breakdown field, or to local properties of Schottky contacts. Those defects can cause degradation of the characteristics of devices made on such a zone of the wafer. Especially, the large devices will be very sensitive to this kind of defects, since there is very little chance for a large device not to cross any defective area. As an example, today, on a "standard" MESFET process on a "standard" CVD epitaxy on a current 50.8 mm commercial HT-CVD 4H-SiC semi-insulating wafer, more than 90 % of our transistors with 1 x 100 µm periphery can handle Vgd more than 200 V, while less than 10 % of the 25 mm transistor will handle more than 150 V. Figure 6 is an illustration showing the DC screening yield of large transistors versus device periphery Figure 6 . DC screening yield of large transistors versus device periphery and wafer distribution of "good" large transistors. 8 2 627 262 6 2 625 2 624 262 3 2 622 26 21 26 20 2619 2 618 26 17 26 16 2615 26 14 2 613 272 8 2 727 272 6 2 725 2724 272 3 2722 2 721 2 720 2719 2718 2717 2 716 2715 2 714 2713 282 8 2 827 282 6 2 825 2 824 282 3 2 822 28 21 28 20 2819 2 818 28 17 28 16 2815 28 14 2 813 292 8 2 927 292 6 2 925 2 924 292 3 2 922 29 21 29 20 2919 2 918 29 17 29 16 2915 29 14 
STATE OF THE ART and TRENDS
Today, the development of both SiC MESFET and III-N devices have been impeded by thermal crowding. It took time to all of us to figure out that, although SiC has large thermal conductivity, some special care has to be taken to avoid thermal crowding effects in the vicinity of the active part of the devices. Also, until recently, only standard packaging techniques have been available, extrapolated from those used for silicon and GaAs devices. This is no more sufficient, and consequently, strong effort is put now in advanced packaging for better thermal management. It seems that the temperature change during operation can even have some deleterious influence on the linearity of amplifiers, the key mark for most of the new applications.
Another source of great concern is the trapping effects leading to current slump or collapse, DC and / or RF instability, and possibly also to non linear behaviour of devices in operation. As we explained earlier, until recently, drift phenomena happened in MESFET devices due to the too high density of deep centers in SiC semi-insulating substrates. Solution to this problem has been found through the use of purer substrates. Another source of trapping effects comes from the semiconductor surface passivation. Passivation structures exist already now to get devices stable enough, at least for short term measurements. Extensive ageing tests are still needed to get more confidence on the long term reliability of the wide band gap semiconductor microwave power devices, both SiC MESFETs and III-N HEMTs.
Today, and out of SiC SIT devices which have demonstrated > 300 W CW and kW pulse power operation in UHF, best published total CW power for one device is around 100 W, best conversion efficiency for large power is in the range 35 -50 %, highest frequency for efficient operation is around 4 GHz for SiC MESFET and 15 GHz for III-N HEMT [3] , with maximum supply voltage around 80 V for SiC MESFET and 40 V for III-N HEMT. High level of output impedance, the key promising figure towards high performance in high power regime, is now confirmed experimentally for all the wide bandgap devices.
The era of complete amplifiers based on wide bandgap semiconductors is now widely open in most industrialised countries and will certainly be the next step on the road to wider use of those new materials and devices. They should find a good place in professional and defence equipment by 5 years from now, and maybe in consumer electronics by 5 more years. The kind of substrate which will be chosen will depend a lot on the efforts put on the thermal management and on the improvement of SiC material. At one end, SiC substrates may disappear for this kind of applications if the price stays high, and the quality is too low. At the other hand, SiC semi-insulating substrates may become for some time the only substrate to be used, before high performance and affordable diamond based structures can find their way to the market.
